First Hit

Previous Doc

Next Doc

Go to Doc#

Generate Collection

Print

L1: Entry 4 of 8

File: DWPI

Jan 12, 2001

DERWENT-ACC-NO: 2001-229262

DERWENT-WEEK: 200124

COPYRIGHT 2005 DERWENT INFORMATION LTD

TITLE: Dry etching procedure for tungsten group laminate involves applying mixed\_ gas containing bromine or iodine with oxygen onto polysilicon layer to form polysilicon pattern using electroconductive film as mask Jokosh

PRIORITY-DATA: 1999JP-0174097 (June 21, 1999)

Search Selected

Search ALL

Clear

PATENT-FAMILY:

PUB-NO

PUB-DATE

LANGUAGE

PAGES MAIN-IPC

JP 2001007085 A

January 12, 2001

009

H01L021/3065

INT-CL (IPC):  $\underline{\text{H01}}$   $\underline{\text{L}}$   $\underline{\text{21}}/\underline{\text{3065}}$ 

ABSTRACTED-PUB-NO: JP2001007085A

BASIC-ABSTRACT:

NOVELTY - Tungsten group electroconductive film is etched using gas having Cl and O2 so that film thickness is higher than gap between resist films (18a,18b). Tungsten film between resist films is removed by applying gas containing I, Cl, O using films (18a,18b) as mask. Polysilicon patterns are formed by dry etching of polysilicon layer (14) selectively using gas with Br/I and O2 using conductive film as mask.

USE - Dry etching of tungsten group laminate during wiring formation.

ADVANTAGE - Improves manufacturing yield by minimizing the damage of film during etching.

DESCRIPTION OF DRAWING(S) - The figure shows section of substrate under etching process.

Polysilicon layer 14

Resist films 18a,18b

Previous Doc

Next Doc

Go to Doc#

# PATENT ABSTRACTS OF JAPAN

(11)Publication number:

2001-007085

(43)Date of publication of application: 12.01.2001

(51)Int.CI.

H01L 21/3065

(21)Application number: 11-174097

(71)Applicant: YAMAHA CORP

(22)Date of filing:


21.06.1999

(72)Inventor: TAWARA TAKASHI

# (54) DRY ETCHING METHOD

### (57)Abstract:

PROBLEM TO BE SOLVED: To ensure anistropic shape and lessen etching damages in laminating W-based conductive layers (W, WSi2, etc.), on a poly-Si layer. SOLUTION: After laminating a poly-Si layer 14 and a WSi2 layer on an insulation film 12, resist layers 18a, 18b are formed on the WSi2 layer with a large gap, and resist layers 18b-18d are formed thereon with small gaps. After etching the WSi2 layer with a plasma of Cl2/O2 gas, by having it overetched to remove WSi2 layers 16e, 16f with a plasma of HBr/Cl2/O2 gas while reaction products suppress side etching, WSi2 layers 16a-16d corresponding to the layers 18a-18d are thereby obtained. The layer 14 is selectively etched with a plasma of HBr/Cl2/O2 gas, while reaction products suppress side etching. The method is also applicable to single layers of W-based conductive materials.



#### **LEGAL STATUS**

[Date of request for examination]

[Date of sending the examiner's decision of rejection]

[Kind of final disposal of application other than the examiner's decision of rejection or application converted registration]

[Date of final disposal for application]

[Patent number]

[Date of registration]

[Number of appeal against examiner's decision of rejection]

[Date of requesting appeal against examiner's decision of rejection]

[Date of extinction of right]

### (19)日本国特許庁 (JP)

# (12) 公開特許公報(A)

(11)特許出願公開番号 特開2001-7085 (P2001-7085A)

(43)公開日 平成13年1月12日(2001.1.12)

(51) Int.Cl.7

識別記号

H01L 21/3065

FI

H01L 21/302

テーマコート\*(参考)

F 5F004

K

# 審査請求 未請求 請求項の数2 OL (全 9 頁)

(21)出願番号

特職平11-174097

(22)出顧日

平成11年6月21日(1999.6.21)

(71)出版人 000004075

ヤマハ株式会社

静岡県浜松市中沢町10番1号

(72)発明者 田原 傑

静岡県英松市中沢町10番1号ヤマハ株式会

社内

(74)代理人 100075074

弁理士 伊沢 飲昭

Fターム(参考) 5F004 AA06 BA14 BA16 BB13 BB14

BB18 CA01 DA00 DA02 DA04 DA18 DA25 DA26 DB02 DB10


DB17 EA28 EB02

# (54)【発明の名称】 ドライエッチング方法

# (57)【要約】

【課題】 W系導電材例 (W, WSi2等)をポリSi Mに重ねた積例のドライエッチング方法において、異方 性形状の確保とエッチングダメージの軽減とを可能にす る。

【解決手段】 絶縁脱12の上にポリSi№14及びWSiء層の積層を形成した後、WSiء層の上にレジスト層18a、18bを大間隔で、レジスト層18b~18dを小間隔でそれぞれ形成する。C12/〇2ガスのプラズマでWSiء層をジャストエッチングした後、HBr/С12/〇2ガスのプラズマにより反応生成物でサイドエッチングを押制しつつオーバーエッチングを行なってWSiء層16e,16fを除去することにより層18a~18dに対応するWSiء層16a~16dを得る。HBr/С12/〇2ガスのプラズマにより反応生成物でサイドエッチングを抑制しつつ層14を選択的にエッチングする。本方法は、W系導電材の単層にも応用できる。



#### 【特許請求の範囲】

【訪求項1】基板を覆う絶騒膜の上に、ポリシリコン層 にタングステン系導定材層を重ねた積層を形成する工程 と、

前記タングステン系導電材層の上に複数のレジスト層を 互いに接近させて形成する工程と、

塩素含有ガス及び酸素ガスの混合ガスをエッチングガス とし且つ前記複数のレジスト層をマスクとするドライエ ッチングにより前記タングステン系導電材層をその厚さ が前記複数のレジスト層の間の間隔より広いレジスト不 10 存在領域にてゼロ又はその近傍の値になるようにエッチ ングする工程と、

**臭素含有ガスはヨウ素含有ガスと塩素含有ガスと酸素ガ** スとの混合ガスをエッチングガスとし且つ前記複数のレ ジスト層をマスクとするドライエッチングにより反応生 成物で前記タングステン系導電材刷のサイドエッチング を抑制しつつ前記複数のレジスト層の間のタングステン 系導電材を除去することにより前記複数のレジスト層に それぞれ対応したパターンを有する複数のタングステン 系導軍材層を形成する工程と、

少なくとも臭素含有ガス又はヨウ素含有ガスと酸素ガス とを含む混合ガスをエッチングガスとし且つ前記複数の レジスト層及び前記複数のタングステン系導電材層をマ スクとするドライエッチングにより前記ポリシリコン層 を選択的に除去することにより前記複数のレジスト層に それぞれ対応したパターンを有する複数のポリシリコン **州を形成する工程とを含むドライエッチング方法。** 

【請求項2】基板を複う絶縁膜の上にタングステン系導 但材層を形成する工程と、

前記タングステン系導電材層の上に複数のレジスト層を 30 互いに接近させて形成する工程と、

塩素含有ガス及び酸素ガスの混合ガスをエッチングガス とし且つ前記複数のレジスト層をマスクとするドライエ ッチングにより前記タングステン系導電材層をその厚さ が前記複数のレジスト層の間の間隔より広いレジスト不 存在領域にてゼロ又はその近傍の値になるようにエッチ ングする工程と、

**吴素含有ガス又はヨウ素含有ガスと塩素含有ガスと酸素** ガスとの混合ガスをエッチングガスとし且つ前記複数の レジスト/付をマスクとするドライエッチングにより反応 40 生成物で前記タングステン系導電材層のサイドエッチン グを抑制しつつ前記複数のレジスト州の間のタングステ ン系導電材を除去することにより前記複数のレジスト層 にそれぞれ対応したパターンを有する複数のタングステ ン系導電材層を形成するIRとを含むドライエッチング 方法。

### 【発明の詳細な説明】

[0001]

【発明の属する技術分野】この発明は、W (タングステ ン)、WSiz(タングステンシリサイド)等のW系導 50 【0006】従來、W/Mを用いる配線形成法としては、

電材剤をポリSi(シリコン)剤に重ねた積層又はW系 導電材の単層をドライエッチングする方法に関し、特に C1 (塩素) 含有ガスと〇2 (酸素) ガスとの混合ガス をエッチングガスとするドライエッチングによりW系導 電材圏をジャストエッチングした後該混合ガスにBr (臭素) 含有ガス又は I (ヨウ素) 含有ガスを添加して オーパーエッチングを行なうことにより異方性形状の確 保とエッチングダメージの軽減とを可能にしたものであ る。

#### [0002]

20

【従来の技術】従来、WSiz㎏をポリSi㎏に重ねた 稅州(Wポリサイド州)を用いる配線形成法としては、 図11~13に示すような方法が知られている (例え ば、特開平7-94469号公報参照)。

【0003】図11の工程では、シリコン基板1の表面 を収うゲート酸化膜2の上にポリSi㎏3及びWSi2 例4を順次に堆積形成した後、WSi2 例4の上にホト リソグラフィ処理によりレジスト層5a~5dを形成す る。レジストM5a,5bは、疎パターン領域aにおい て大きな間隔で配置し、レジスト層5 b~5 dは、密パ ターン領域とにおいて小さな間隔で配置する。

【0004】図12の工程では、F (フッ素) 含有ガス (例えばSzFsガス) を用いるプラズマエッチングに よりポリSiM3及びWSizM4の積層を疎パターン 領域aにて厚さがゼロ又はその近傍の値になるようにジ ャストエッチングする。この結果、レジストM5a~5 dにそれぞれ対応したパターンを有するWSiz約4a ~4 d が残存する。また、密パターン領域 b では、いわ ゆるRIE1ag現象(又はマイクロローディング効 果)によりエッチング速度が低下するため、疎パターン 領域aにおけるポリSiM3の被エッチング部3eに比 べてポリSi№3の被エッチング部3fが厚く残存す る。

【0005】図13の工程では、Br含有ガス (例えば HBrガス)及び〇2ガスの混合ガスを用いるプラズマ エッチングによりオーバーエッチングを行なってポリS i M3における3e,3f等の被エッチング部を除去す る。HBr等のBr系ガスと〇₂ガスとの混合ガスを用 いるプラズマエッチングは、ゲート酸化膜2に対するポ リSiM3の選択性が高い。オーバーエッチングの結果 として、レジスト付5 a~5 dにそれぞれ対応したパタ 一ンを有するポリSiM3a~3dが残存する。オーバ ーエッチング時には、パターン側壁に付着した反応生成 物がWSi2M4a~4d及びポリSiM3a~3dの サイドエッチングを抑制するので、4a/3a,4b/ 3b,4c/3c,4d/3d等の積層に異方性形状を 持たせることができる。オーバーエッチングの後は、レ ジスト約5a~5dを除去する。4a/3a等の積的 は、ゲート電極乃至配線層として使用される。

図14~16に示すような方法が提案されている。

【0007】図14の L程では、シリコン等の半導体基 板6の表面を视うシリコンオキサイド等の絶触膜での上 にW図8を形成する。そして、W図8の上にレジスト図 9日, 9 bを互いに接近させて形成する。

【0008】図15の工程では、F含有ガスとしてSF eを用いるプラズマエッチングによりWM8をレジスト 約9a,9b間の間隔より広いレジスト不存在領域にて 厚さがゼロ又はその近傍の値になるようにジャストエッ チングする。この結果、レジスト約9a,9bにそれぞ 10 れ対応したWM8a,8bが残存すると共に、WM8 a, 8bの間にはRIElag現象により薄いWM8c が残存する。

【0009】図16の工程では、図15の工程に引き続 いて図15の工程と同様のプラズマエッチングによりオ ーパーエッチングを行なってW約8cを除去し、W例8 a,8bを残存させる。この後、レジストM9a,9b を除去する。WM8a,8bは、配線例として使用され

【0010】図15,16のSF6によるプラズマエッ チング工程において、異方性エッチングを行なうには、 基板に入射するイオンのエネルギーを高くしたり、基板 の温度を低くしたりする必要がある。また、反応生成物 でサイドエッチングを抑制して異方性形状を確保する方 法も提案されている。例えば、特開平7-147271 号公報には、SF s に N 2 や N H 3 を添加したガスのプ ラズマでW層をエッチングすることにより反応生成物で あるWNによりサイドエッチングを抑制することが示さ れている。特開平10-326774号公報にも、SF sにCHF3及びN2を添加したガスのプラズマでWM 30 をエッチングする方法が示されている。特開平7-16 9744号公報には、WMの下にTi又はTi化合物の 膜を敷き、エッチング活性種であるFとTiとの反応で 生成される低蒸気圧のフッ化チタンでサイドエッチング を抑制することが示されている。

#### [0011]

【発明が解決しようとする課題】 図11~13の方法に よると、下地にエッチングダメージが生じやすい。すな わち、図13のオーバーエッチング工程では、前述した 高いものの、図12のジャストエッチング工程では、フ ッ素系ガスのプラズマでエッチングを行なうので、ゲー ト酸化膜2に対するポリSi約3の選択比が低く、ゲー ト酸化脱2がエッチングされることがある。これを防ぐ には、ポリSiM3の厚さがゼロになる前にジャストエ ッチングを停止するように工程管理を厳しくする必要が ある。また、ゲート絶縁膜2を含むゲート部は、図12 のジャストエッチング時及び図13のオーバーエッチン グ時にプラズマにさらされるので、イオン街幣によるダ メージを受けやすい。

【0012】・方、図14~16の方法によると、フッ 素系ガスのプラズマでエッチングを行なうので、絶縁膜 7を構成するシリコンオキサイドに対するWの選択比が 低く、図16に示すようにオーバーエッチングの際に絶 ស睒7がW№8a,8bの側方でエッチングされる。こ のため、配線段差が大きくなる不都合がある。

【0013】この発明の目的は、異方性形状を確保しつ つエッチングダメージを軽減することができる新規なド ライエッチング方法を提供することにある。

### [0014]

【課題を解決するための手段】この発明に係る第1のド ライエッチング方法は、基板を覆う絶縁膜の上に、ポリ シリコン州にタングステン系導電材層を重ねた積層を形 成する工程と、前記タングステン系導心材層の上に複数 のレジスト層を互いに接近させて形成する工程と、塩素 含有ガス及び酸素ガスの混合ガスをエッチングガスとし 且つ前記複数のレジスト層をマスクとするドライエッチ ングにより前記タングステン系導電材層をその厚さが前 記複数のレジスト層の間の間隔より広いレジスト不存在 領域にてゼロ又はその近傍の値になるようにエッチング する工程と、少なくとも臭案含有ガス又はヨウ素含有ガ スと酸素ガスとを含む混合ガスをエッチングガスとし且 つ前記複数のレジスト層をマスクとするドライエッチン グにより反応生成物で前記タングステン系導電材層のサ イドエッチングを抑制しつつ前記複数のレジスト層の間 のタングステン系導電材を除去することにより前記複数 のレジスト層にそれぞれ対応したパターンを有する複数 のタングステン系導電材層を形成する工程と、臭素含有 ガス又はヨウ素含有ガスと塩素含有ガスと酸素ガスとの 混合ガスをエッチングガスとし且つ前記複数のレジスト **層及び前記複数のタングステン系導電材層をマスクとす** るドライエッチングにより前記ポリシリコン層を選択的 に除去することにより前記複数のレジスト層にそれぞれ 対応したパターンを有する複数のポリシリコン層を形成 する工程とを含むものである。

【0015】第1のドライエッチング方法によれば、C 12等の塩素含有ガス及び02ガスの混合ガスをエッチ ングガスとするドライエッチングによりW, WSiz等 のW系導電材別をジャストエッチングした後該混合ガス ようにゲート酸化膜2に対するポリSiM3の選択比が 40 にHBr等の臭素含有ガス(又はヨウ素含有ガス)を添 加してW系導電材のオーバーエッチングを行ない、この 後ポリSi単Mのドライエッチングを行なう。オーバー エッチングでは、〇2ガスの流量割合を高く設定するこ とによりポリSiに対するW系導電材の選択比を高くす ることができ、W系導電材を選択的に除去することが可 能となる。また、オーバーエッチングでは、臭素含有ガ ス(又はヨウ索含有ガス)の流量割合を所定の値に設定 することによりW系導電材について異方性形状を確保し つつエッチングを行なうことができる。さらに、ジャス 50 トエッチング及びオーバーエッチングは、下地膜として

の絶縁膜の上にポリSi別が存在する状態で行なわれる ので、下地膜(絶縁膜)がエッチングされたり、イオン 衝撃にさらされたりすることがなく、エッチングダメー ジの軽減が可能となる。

【0016】この発明に係る第2のエッチング方法は、 基板を覆う絶縁膜の上にタングステン系導電材層を形成 する工程と、前記タングステン系導電材別の上に複数の レジスト州を互いに接近させて形成する工程と、塩素含 有ガス及び酸素ガスの混合ガスをエッチングガスとし且 グにより前記タングステン系導電材層をその厚さが前記 複数のレジスト州の間の間隔より広いレジスト不存在領 域にてゼロ乂はその近傍の値になるようにエッチングす る工程と、臭素含有ガス又はヨウ素含有ガスと塩素含有 ガスと酸素ガスとの混合ガスをエッチングガスとし且つ 前記複数のレジスト層をマスクとするドライエッチング により反応生成物で前記タングステン系導電材層のサイ ドエッチングを抑制しつつ前記複数のレジスト層の間の タングステン系導電材を除去することにより前記複数の レジスト別にそれぞれ対応したパターンを有する複数の 20 タングステン系導電材層を形成する工程とを含むもので ある。

【0017】第2のドライエッチング方法によれば、C 1 2 等の塩素含有ガス及び O 2 ガスの混合ガスをエッチ ングガスとするドライエッチングによりW,WSiュ等 のW系導電材層をジャストエッチングした後該混合ガス にHBr等の臭素含有ガス (又はヨウ素含有ガス) を添 加してW系導電材のオーバーエッチングを行なう。ジャ ストエッチング及びオーバーエッチングのいずれにおい ても、塩素含有ガス及び〇2ガスの混合ガスをエッチン 30 グガスとして用いるので、下地膜としての絶縁膜を構成 するシリコンオキサイド等に対する選択比が向上し、下 地膜(絶縁膜)のエッチングを抑制することができる。 また、オーパーエッチングでは、臭素含有ガス(又はヨ ウ素含有ガス) の添加によりW系導道材のサイドエッチ ングが抑制されるので、良好な異方性形状を得ることが できる。

### [0018]

【発明の実施の形態】図1~3は、この発明の一実施形 您に係る配線形成法を示すものである。

【0019】図1の工程では、シリコン等の半導体基板 10の表面に熱酸化法等によりシリコンオキサイドから なるゲート絶縁膜12を形成する。ゲート絶縁膜12の 上には、CVD(ケミカル・ペーパー・デポジション) 法等によりポリSi約14及びWSia約16を額次に 堆積形成する。ポリSiM14及びWSi2M16は、 ゲート電極乃至配線層を形成するためのもので、ポリS i 割14は、導電型決定不純物のドーピングにより低抵 抗化されている。

グラフィ処理により所望のゲート電極・記線バターンに 従ってレジスト約18a~18dを形成する。レジスト 図18a,18bは、漆パターン領域Aにおいて大きな 間隔で記憶し、レジスト割18b~18dは、密パター ン領域Bにおいて小さな間隔で配置する。

【0021】図2の工程では、Cl2ガス及びO2ガス の混合ガス (C12/02ガス) を用いるプラズマエッ チングによりWSiz៧16を疎パターン領域Aにて以 さがゼロ又はその近傍の値になるようにジャストエッチ つ前記複数のレジスト層をマスクとするドライエッチン 10 ングする。このときのエッチングは、一例として図4の ECR (電子サイクロトロン共鳴) 型プラズマエッチン グ装置を用いて行ない、エッチング条件は、

> 圧力:1mTorr マイクロ波電力:1000W

高周波電力:50W

ガス流景: Cl2/O2=50/10sccm

とした。

【0022】ジャストエッチングの結果として、レジス ト層18a~18bにそれぞれ対応したパターンを有す るWSi<sub>2</sub> № 16a~16dが残存する。また、密パタ ーン領域Bでは、RIElag現象によりエッチング速 度が低下するため、比較的薄いWSi2別16e及び1 6fがWSi2M16b, 16cの間及びWSi2M1 6 c, 16 dの間にそれぞれ残存する。

【0023】この後、Cl2/O2ガスにHBrガスを 添加したHBr/C12/O2ガスを用いるプラズマエ ッチングによりオーバーエッチングを行なってWSiz **別16e**, 16fを除去する。このときのエッチング は、一例として図4のエッチング装置を用いて行ない、 エッチング条件は、

圧力:1mTorr

マイクロ波道力:1000W

高周波電力:50W

ガス流量: HBr/Cl2/O2=8.5/21.5/ 20sccm

とした。

【0024】オーバーエッチングにおいて〇2流量割合 を高くしたのは、ポリSiに対するWSi₂の選択比を 高くして16e, 16f等のWSi2Mの除去を容易に するためである。このように02流量割合の高いC12 **/O₂エッチングプロセスでは、Wが蒸気圧の高いWO** ClaとなってWSiaM16a~16dの側壁をエッ チング(サイドエッチング)し、WSi2M16a~1 6 dの異方性形状が扣なわれる。そこで、オーバーエッ チング時には、C 1 z ig/O z ガスにH B r を添加して蒸 気圧の低いWOBraやWBrsを生成させてWSiz **約16a~16dの側壁に保護膜を形成しつつ(サイド** エッチングを抑制しつつ) エッチングを行なう。この結 果、WSizM16a~16dの異方性形状が確保され 【0020】WSi2割16の上には、周知のホトリソ 50 る。また、ジャストエッチング及びオーバーエッチング

は、ゲート經緯號12上にポリS i 割14が存在する状 態で行なわれるので、ゲート絶縁膜12がエッチングさ れたり、イオン衝撃にさらされたりすることがなく、エ ッチングダメージが軽減される。

【0025】図3の工程では、HBr/Cl2/02ガ スを用いるプラズマエッチングによりレジスト//218a ~18d及びWSizM16a~16dをマスクとして ポリSiM14を選択的にエッチングする。このエッチ ングは、一例として図4のエッチング装置を用いて行な い、エッチング条件は、

圧力:2mTorr

マイクロ波追力:1000W

高周波電力:35W

ガス流量: HBr/Cl2/O2=100/5/5sc

c m

とした。エッチング条件の他の例としては、C12等の 塩素含有ガスを用いないものも可能であり、マイクロ波 電力:800~1500W、ガス流量:HBr/0≥= 100/5sccmとすることができる。

【0026】ポリSiM14の選択エッチングの結果と 20 して、レジスト約18a~18dにそれぞれ対応したパ ターンを有するポリSiM14a~14dが残存する。 ポリSiエッチング時には、SiOx, SiBrx等の 反応生成物がWSizM16a~16d及びポリSi層 14a~14dのサイドエッチングを抑制するので、1 6a/14a, 16b/14b, 16c/14c, 16 d/14d等の額層に良好な異方性形状を持たせること ができる。ポリSiは、WSi₂に比べてRIElag が少なく、エッチングしやすい。ポリSiエッチングの 後は、周知のアッシング処理によりレジスト層18a~ 30 18dを除去する。16a/14a等のWSi2/ポリ Si椋層は、ゲート電極乃至配線層として使用される。 【0027】発明者は、Cl2/O2ガスを用いるプラ ズマエッチングがWSi₂/ポリSi稅冏(Wポリサイ ド州)のエッチングにおいてポリSiに対するWSi2 の選択比を高く設定可能である点に着目し、図4のエッ チング装置を用いて種々の実験を行なった。

【0028】図4の装置において、処理室20は、プラ ズマ室22a及び反応室22bからなっている。反応室 22bの底部には、試料台(追極)24が設けられてお 40 --ン依存性をキャンセルすることができる。 り、試料台24の上面には、被処理ウエハ26が載置さ れる。

【0029】試料台24には、高周波電源28が接続さ れ、例えば13.56MHzの高周波電力が供給され る。反応室22bは、図示しないガス供給源に接続され ると共に排気装置VACに接続される。

【0030】プラズマ室22aの上部には、図示しない マイクロ波電源からマイクロ波導入窓30を介して例え ば2.45GHzのマイクロ波MWが供給される。窓3

囲むようにソレノイドコイル32が設けられている。 【0031】図4のエッチング装置を用いてC12/0 2ガスのプラズマでWSiz及びポリSiのエッチング を行ない、WSi2/ボリSi選択比のO2流量割合依 存性を調べた結果を図5に示す。実験には、シリコン基 板上にシリコンオキサイド膜を介してWSi2層を堆積 形成したサンプルを9個含む第1のサンプル群と、シリ コン基板上にシリコンオキサイド膜を介してポリSi層 を堆積形成したサンプルを9個含む第2のサンプル群と 10 を用いた。各シリコン基板の直径は、200mmとし た。各サンプルを図4のエッチング装置内に被処理ウエ ハ26として挿入し、エッチングを行なった。エッチン

圧力:1mTorr

マイクロ波電力:1400W

高周波電力:50W

ガス流景: Cl2+O2=50sccm

とした。

グ条件は、

【0032】第1のサンプル群中の9個のサンプルにつ いては、02流量割合を0,10,20,22,24, 26,28,30,40%のように変化させ、各サンプ ル毎にWSizのエッチング速度を求めた。その結果を 図5にて線Pで示す。また、第2のサンプル群中の9個 のサンブルについては、02流景割合を第1のサンブル 群の場合と同様に変化させ、各サンプル毎にポリSiの エッチング速度を求めた。その結果を図5にて線Qで示 す。

【0033】WSi2/ポリSi選択比は、第1のサン プル群と第2のサンプル群とでO2流量割合が同じサン ブル毎にWSi2のエッチング速度/ポリSiのエッチ ング速度の比を求めることにより算出した。その結果を 図5にて線Rで示す。

【0034】図5の実験結果によれば、02の流量割合 を30%以上にすれば、ほぼWSi₂のみがエッチング されるプロセス条件になることがわかる。図2のオーバ ーエッチングでは、02の流量割合を40%としたの で、狭いスペースに残存した16e,16f等のWSi 2 付を効率的に除去することができる。その結果、WS i2のRIElag現象に基づくエッチング速度のパタ

【0035】図6は、HBr/C12/〇2ガスを用い るプラズマエッチングにおけるWSi₂サイドエッチン グ量のHBェ流量割合依存性を調べた結果を示すもので ある。実験には、直径200mmのシリコン基板上にシ リコンオキサイド膜を介してWSia/ポリSi積例 (Wポリサイド州)を形成したサンブルを4個用いた。 各サンプルには、図1の密パターン領域Bに示すように ライン/スペース=1.0/0.6μmのパターンに従 って多数のレジスト層を並設した。このようにレジスト 0は、通常、石英で構成される。処理室20の上部を取 50 別を設けた各サンプルを図4のエッチング装置内に被処

瑶ウエハ26として掉入し、エッチングを行なった。エ ッチング条件は、

压力:1mTorr

マイクロ波電力:1400W

高周波電力:50W

ガス流量: Cla+HBr=30sccm, Oz=20

とした。ここで、〇点流量割合は、図1でWSia/ポ リSi選択比が無限大となる40%である。

rのうちHBrを0, 10, 20, 30%のように変化 させ、各サンプル毎にWSiaのサイドエッチング鼠S (μm) を求めた。サイドエッチング量Sは、図7にW SizM16aに関して例示するようにS=頂面で測定 した福Wtopー底面で測定した福Wbotとして求め ることができる。S<0は顔テーパ形状を、S>0はサ イドエッチ形状(逆テーパ形状)をそれぞれ表わす。

【0037】図6の実験結果によれば、HBr流量割合 17%でサイドエッチングがゼロとなり、垂直な異方性 エッチング形状が得られることがわかる。しかしなが ら、HBr流量割合17%の条件にすると、ラインノス ペースパターンでは垂直形状が得られるものの、孤立ラ インでは側壁に多量の反応生成物が付着するため、順テ 一パ形状になってしまう。

【0038】図2の工程では、Cl2/O2ガスを用い るプラズマエッチングでジャストエッチングを行なうよ うにしたので、HBr/C12/O2プロセスで起こっ たような孤立ラインでの順テーパ形状の発生を防ぐこと ができる。また、高〇ュ流量のHBr/C12/〇ュガ スプラズマエッチングプロセスを用いてWSi2のオー 30 はWSixを使用可能である。 パーエッチングを行なうようにしたので、ポリSiに対 するWSizの選択比を高く保ちながら、狭いスペース に残存したWSi₂のみをエッチング除去することがで き、しかもHBrの添加効果によりWSizのサイドエ ッチングを防ぐことができる。

【0039】図8~10は、この発明の他の実施形態に 係る配線形成法を示すものである。

【0040】図8の工程では、シリコン等の半導体基板 40の表面を覆うシリコンオキサイド等の絶縁膜42の 上にWM44をスパッタ法等により形成する。そして、 WM44の上に所望の配線パターンに従ってレジスト層 46a, 46bを互いに接近させて形成する。

【0041】図9の工程では、Cl2/O2ガスを用い るフラズマエッチングによりW別44をレジスト別46 a,46bの間隔より広いレジスト不存在領域で厚さが ゼロ又はその近傍の値になるようにジャストエッチング する。このときのエッチングは、図2で述べたジャスト エッチングと同様の条件で行なうことができる。ジャス トエッチングの結果として、レジスト州46a、46b

に、W回44a, 44bの間にはRIElag現象によ り薄いW別44cが残存する。

【0.042】図10の工程では、Cla/OaガスにH Brを添加したHBr/Cl2/O2ガスを用いるプラ ズマエッチングによりオーバーエッチングを行なってW ≥ 144 cを除去し、W≥44 a、44 bを残存させる。 このときのエッチングは、図2で述べたオーバーエッチ ングと同様の条件で行なうことができる。オーバーエッ チングの後は、レジスト創46a,46bをアッシング 【0036】4個のサンプルについては、Cl2+HB 10 処理等により除去する。W $ar{m}$ 44a,44bは、配線 $ar{m}$ として使用される。

> 【0043】図9,10のエッチング処理では、Cl2 **/0₂ガスをエッチングガスとして用いるので、絶縁膜 42を構成するシリコンオキサイドに対するWの選択比** が向上する。従って、絶縁膜42の膜減りや配線段差の 増大を防止することができる。また、図10のオーバー エッチングでは、HBrの添加によりWM44a,44 bのサイドエッチングが抑制されるので、WIMの形状劣 化(逆テーパ形状等)を防ぐことができる。

【0044】図8~10に関して上記した配線形成法 は、WIFI44の代りにWSi2Mを用いて実施してもよ く、上記したと同様の作用効果が得られる。

【0045】この発明は、上記した実施形態に限定され、 るものではなく、種々の改変形態で実施可能なものであ る。例えば、次のような変更が可能である。

【0046】(1) W系導電材層としては、W, WSi aに限らず、W合金を用いてもよい。タングステンシリ サイドとしては、WSizのように化学量論的なものに 限らず、非化学量論的なものを用いてもよく、一般的に

【0047】(2) 臭素含有ガスとしては、HBrに限 らず、Br2, BBr3, CBr4, SiBr4等を用 いてもよい。Br2等のガスの添加量は、プラズマ中に 存在するBF原子の量が前記実施形態で示したHBFの 場合と同等になるように設定すればよい。また、臭素含 有ガスの代りに、HI, I2, BI3, CI4, SiI 4等のヨウ素含有ガスを用いてもよい。HBr又はHI 等のガスあるいは 0 ½ ガスについて、添加量の最適値 は、被エッチング膜の膜質に依存する(例えば、成膜方 法、成膜後の処理条件、成膜装置等に依存する)ので、 被エッチング膜毎に調整するのが望ましい。

【0048】(3) W系導電材層をドライエッチングす る場合、W系導電材層の上に予めてiN,TiON等の 反射防止膜を設けておいてもよい。また、W系導電材層 とポリSi層との間にWN層等を介在させておいてもよ 110

### [0049]

【発明の効果】以上のように、この発明によれば、塩穀 系ガス及び酸素ガスの混合ガスをエッチングガスとする にそれぞれ対応したW別44a,44bが得られると共 50 ドライエッチングによりW系導電材層をジャストエッチ

ングした後該混合ガスに実素含有ガス(又はヨウ素含有ガス)を通知してW系導電材のオーパーエッチングを行ない、この後ポリSi単層のドライエッチングを行なうようにしたので、異方性形状を確保しつつエッチングダメージを軽減することができ、歩留りが向上する効果が得られる。

【0050】また、塩素含有ガス及び酸素ガスの混合ガスをエッチングガスとするドライエッチングによりW系導電材剤をジャストエッチングした後該混合ガスに臭素含有ガス(又はヨウ素含有ガス)を添加してW系導電材 10のオーバーエッチングを行なうようにしたので、異方性形状を確保しつつ下地絶縁膜のエッチングを抑制することができ、歩留りが向上する効果が得られる。

#### 【図面の簡単な説明】

【図1】 この発明の一実施形態に係る配線形成法におけるレジスト別形成工程を示す基板所面図である。

【図2】 図1の工程に続くWSiaMのジャストエッチング工程及びオーパーエッチング工程を示す基板断面 図である。

【図3】 図2の工程に続くポリSiMエッチング工程 20 及びレジスト州除去工程を示す基板断面図である。

【図4】 この発明の実施に用いられるプラズマエッチング装置を示す断面図である。

【図5】 Cl2/O2ガスを用いるプラズマエッチングにおける選択比(WSi2/ポリSi)のO2流量割合依存性を示すグラフである。

【図6】 HBr/Cl2/O2ガスを用いるプラズマ

[|x|1]

12 エッチングにおけるWSiaサイドエッチング量のHB r流量割合依存性を示すグラフである。

【図7】 WSia/ポリSi税別エッチングにおけるWSia別のサイドエッチング状況を示す断面図である。

【図9】 図8の L程に続くW図のジャストエッチング L程を示す基板断面図である。

0 【図10】 図9の Γ程に続くオーバーエッチング Γ程 を示す基板断面図である。

【図12】 図11の工程に続くWSiz/ポリSi積 層のジャストエッチング工程を示す基板断面図である。

【図13】 図12の工程に続くオーバーエッチング工 程及びレジスト別除去工程を示す基板断面図である。

【図14】 従来の配線形成法の他の例におけるレジスト州形成工程を示す基板断面図である。


20 【図15】 図14の工程に続くWMのジャストエッチング工程を示す基板断面図である。

【図16】 図15の工程に続くオーバーエッチング工程を示す基板断面図である。


#### 【符号の説明】


10,40:半導体基板、12,42:絶縁膜、14,ポリSiM,16:WSizM、18a~18d,46a,46b:レジストM、44:WM。

【図2】





[X3]








[|x|6]












'NOTICES \*



JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

#### **CLAIMS**

[Claim(s)]

[Claim 1] The process which forms the laminating which put the tungsten system electric conduction material layer for the substrate on the polish recon layer on the wrap insulator layer, The process which two or more resist layers are made to approach mutually, and forms them on said tungsten system electric conduction material layer, By the dry etching which makes etching gas the mixed gas of chlorine content gas and oxygen gas, and uses said two or more resist layers as a mask The process which etches said tungsten system electric conduction material layer so that the thickness may become the value of zero or its near in a resist non-existence region larger than spacing between said two or more resist layers, Bromine content gas by the dry etching which makes etching gas the mixed gas of iodine content gas, chlorine content gas, and oxygen gas, and uses said two or more resist layers as a mask The process which forms two or more tungsten system electric conduction material layers which have a pattern corresponding to said two or more resist layers, respectively by removing the tungsten system electric conduction material between said two or more resist layers, controlling side etching of said tungsten system electric conduction material layer with a resultant, By the dry etching which makes etching gas the mixed gas which contains bromine content gas or iodine content gas, and oxygen gas at least, and uses said two or more resist layers and said two or more tungsten system electric conduction material layers as a mask The dry etching approach including the process which forms two or more polish recon layers which have a pattern corresponding to said two or more resist layers by removing said polish recon layer alternatively, respectively.

[Claim 2] The process which forms a tungsten system electric conduction material layer for a substrate on a wrap insulator layer, The process which two or more resist layers are made to approach mutually, and forms them on said tungsten system electric conduction material layer, By the dry etching which makes etching gas the mixed gas of chlorine content gas and oxygen gas, and uses said two or more resist layers as a mask The process which etches said tungsten system electric conduction material layer so that the thickness may become the value of zero or its near in a resist non-existence region larger than spacing between said two or more resist layers, By the dry etching which makes etching gas the mixed gas of bromine content gas or iodine content gas, chlorine content gas, and oxygen gas, and uses said two or more resist layers as a mask By removing the tungsten system electric conduction material between said two or more resist layers, controlling side etching of said tungsten system electric conduction material layer with a resultant The dry etching approach including the process which forms two or more tungsten system electric conduction material layers which have a pattern corresponding to said two or more resist layers, respectively.

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

# **DETAILED DESCRIPTION**

[Detailed Description of the Invention] [0001]

[Field of the Invention] This invention relates to the approach of carrying out dry etching of the laminating which put W system electric conduction material layers, such as W (tungsten) and WSi2 (tungsten silicide), on the Pori Si (silicon) layer, or the monolayer of W system electric conduction material. By the dry etching which makes etching gas especially the mixed gas of Cl (chlorine) content gas and O2 (oxygen) gas After carrying out just etching of the W system electric conduction material layer, reservation of an anisotropy configuration and mitigation of an etching damage are enabled by adding Br (bromine) content gas or I (iodine) content gas to this mixed gas, and performing over etching.

[0002]

[Description of the Prior Art] Conventionally, as a wiring forming method using the laminating (W polycide layer) which put WSi two-layer on the Pori Si layer, the approach as shown in <u>drawing 11</u> -13 is learned (for example, refer to JP,7-94469,A).

[0003] WSi [ after carrying out deposition formation of the Pori Si layer 3 and WSi two-layer 4 for the front face of a silicon substrate 1 one by one on wrap gate oxide 2 at the process of <u>drawing 11</u>] two-layer -- the resist layers 5a-5d are formed by phot lithography processing on 4. The resist layers 5a and 5b are arranged at big spacing in non-dense pattern space a, and arrange the resist layers 5b-5d at small spacing in dense pattern space b.

[0004] At the process of drawing 12, just etching is carried out so that thickness may become the value of zero or its near in non-dense pattern space a about the Pori Si layer 3 and the laminating of WSi two-layer 4 by plasma etching which uses F (fluorine) content gas (for example, S2F6 gas). Consequently, WSi two-layer 4a-4d which has a pattern corresponding to the resist layers 5a-5d, respectively remains. Moreover, in dense pattern space b, since an etch rate falls according to the so-called RIElag phenomenon (or micro loading effect), compared with etched section 3e of the Pori Si layer 3 in non-dense pattern space a, 3f of etched sections of the Pori Si layer 3 remains thickly.

[0005] At the process of drawing 13, plasma etching which uses the mixed gas of Br content gas (for example, HBr gas) and O2 gas performs over etching, and the etched sections in the Pori Si layer 3, such as 3e and 3f, are removed. Plasma etching using the mixed gas of Br system gas, such as HBr, and O2 gas has the high selectivity of the Pori Si layer 3 to gate oxide 2. The Pori Si layers 3a-3d which have a pattern corresponding to the resist layers 5a-5d as a result of over etching, respectively remain. Since the resultant adhering to a pattern side attachment wall controls side etching of WSi two-layer 4a-4d and the Pori Si layers 3a-3d at the time of over etching, an anisotropy configuration can be given to laminatings, such as 4a/3a and 4b/3b and 4c/4d [3c and]/3d. After over etching removes the resist layers 5a-5d. Laminatings, such as 4a/3a, are used as a gate electrode thru/or a wiring layer.

[0006] Conventionally, as a wiring forming method using W layers, the approach as shown in <u>drawing</u> 14-16 is proposed.

[0007] At the process of drawing 14, 8 [W-layer] is formed for the front face of the semi-conductor

substrates 6, such as silicon, on the insulator layers 7, such as wrap silicon oxide. And W layers, on 8, the resist layers 9a and 9b are made to approach mutually, and are formed.

[0008] At the process of <u>drawing 15</u>, just etching is carried out so that W layers of thickness may become the value of zero or its near about 8 by plasma etching which uses SF6 as F content gas in a resist non-existence region larger than spacing between resist layer 9a and 9b. Consequently, while W layer 8a corresponding to the resist layers 9a and 9b and 8b remain, respectively, between 8a and 8b, W layers thin W layer 8c remains according to a RIElag phenomenon.

[0009] It continues at the process of <u>drawing 15</u>, the same plasma etching as the process of <u>drawing 15</u> performs over etching, W layer 8c is removed, and W layers 8a and 8b are made to remain at the process of <u>drawing 16</u>. Then, the resist layers 9a and 9b are removed. W layers 8a and 8b are used as a wiring layer.

[0010] In order to perform anisotropic etching, in <u>drawing 15</u> and the plasma-etching process by SF6 of 16, it is necessary to make high energy of the ion which carries out incidence to a substrate, or to make temperature of a substrate low. Moreover, the method of controlling side etching with a resultant and securing an anisotropy configuration is also proposed. For example, controlling side etching by WN which is a resultant is shown to JP,7-147271,A by by etching W layers into SF6 with the plasma of the gas which added N2 and NH3. The approach of etching W layers also into JP,10-326774,A with the plasma of the gas which added CHF3 and N2 in SF6 is shown. The bottom of W layers is covered with the film of Ti or Ti compound, and controlling side etching by the titanium fluoride of low vapor pressure generated at the reaction of F and Ti which are etching active species is shown in JP,7-169744,A.

[0011]

[Problem(s) to be Solved by the Invention] According to the approach of <u>drawing 11</u> -13, it is easy to produce an etching damage on a substrate. That is, at the over etching process of <u>drawing 13</u>, although the selection ratio of the Pori Si layer 3 to gate oxide 2 is high as mentioned above, since it etches with the plasma of fluorine system gas, the selection ratio of the Pori Si layer 3 to gate oxide 2 is low, and gate oxide 2 may be etched by the just-etching process of <u>drawing 12</u>. Before the thickness of the Pori Si layer 3 becomes zero, it is necessary to make production control severe, in order to prevent this so that just etching may be stopped. Moreover, since the gate section containing gate dielectric film 2 is exposed to the plasma at the time of just etching of <u>drawing 12</u>, and the over etching of <u>drawing 13</u>, it tends to receive the damage by the ion bombardment.

[0012] On the other hand, since it etches with the plasma of fluorine system gas according to the approach of <u>drawing 14</u>-16, the selection ratio of W to the silicon oxide which constitutes an insulator layer 7 is low, and as shown in <u>drawing 16</u>, W layers of insulator layers 7 are etched in the side of 8a and 8b in the case of over etching. For this reason, there is un-arranging [ to which a wiring level difference becomes large ].

[0013] The purpose of this invention is to offer the new dry etching approach which can mitigate an etching damage, securing an anisotropy configuration.

[Means for Solving the Problem] The 1st dry etching approach concerning this invention The process which forms the laminating which put the tungsten system electric conduction material layer for the substrate on the polish recon layer on the wrap insulator layer, The process which two or more resist layers are made to approach mutually, and forms them on said tungsten system electric conduction material layer, By the dry etching which makes etching gas the mixed gas of chlorine content gas and oxygen gas, and uses said two or more resist layers as a mask The process which etches said tungsten system electric conduction material layer so that the thickness may become the value of zero or its near in a resist non-existence region larger than spacing between said two or more resist layers, By the dry etching which makes etching gas the mixed gas which contains bromine content gas or iodine content gas, and oxygen gas at least, and uses said two or more resist layers as a mask The process which forms two or more tungsten system electric conduction material layers which have a pattern corresponding to said two or more resist layers, respectively by removing the tungsten system electric conduction material

between said two or more resist layers, controlling side etching of said tungsten system electric conduction material layer with a resultant, By the dry etching which makes etching gas the mixed gas of bromine content gas or iodine content gas, chlorine content gas, and oxygen gas, and uses said two or more resist layers and said two or more tungsten system electric conduction material layers as a mask The process which forms two or more polish recon layers which have a pattern corresponding to said two or more resist layers, respectively is included by removing said polish recon layer alternatively. [0015] According to the 1st dry etching approach, after carrying out just etching of the W system electric conduction material layer of W and WSi2 grade by the dry etching which makes etching gas the mixed gas of the chlorine content gas of Cl2 grade, and O2 gas, bromine content gas (or iodine content gas), such as HBr, is added to this mixed gas, over etching of W system electric conduction material is performed, and dry etching of the Pori Si monolayer is performed after this. In over etching, by setting up the flow rate rate of O2 gas highly, the selection ratio of W system electric conduction material to Pori Si can be made high, and it becomes possible to remove W system electric conduction material alternatively. Moreover, it can etch in over etching, securing an anisotropy configuration about W system electric conduction material by setting the flow rate rate of bromine content gas (or iodine content gas) as a predetermined value. Furthermore, since just etching and over etching are performed in the condition that the Pori Si layer exists on the insulator layer as substrate film, the substrate film (insulator layer) is etched, or they are not exposed to an ion bombardment, and become mitigable [ an etching damage ].

[0016] The process at which the 2nd etching approach concerning this invention forms a tungsten system electric conduction material layer for a substrate on a wrap insulator layer, The process which two or more resist layers are made to approach mutually, and forms them on said tungsten system electric conduction material layer, By the dry etching which makes etching gas the mixed gas of chlorine content gas and oxygen gas, and uses said two or more resist layers as a mask The process which etches said tungsten system electric conduction material layer so that the thickness may become the value of zero or its near in a resist non-existence region larger than spacing between said two or more resist layers, By the dry etching which makes etching gas the mixed gas of bromine content gas or iodine content gas, chlorine content gas, and oxygen gas, and uses said two or more resist layers as a mask By removing the tungsten system electric conduction material between said two or more resist layers, controlling side etching of said tungsten system electric conduction material layer with a resultant The process which forms two or more tungsten system electric conduction material layers which have a pattern corresponding to said two or more resist layers, respectively is included. [0017] According to the 2nd dry etching approach, after carrying out just etching of the W system electric conduction material layer of W and WSi2 grade by the dry etching which makes etching gas the mixed gas of the chlorine content gas of Cl2 grade, and O2 gas, bromine content gas (or iodine content gas), such as HBr, is added to this mixed gas, and over etching of W system electric conduction material is performed. Also in any of just etching and over etching, since the mixed gas of chlorine content gas and O2 gas is used as etching gas, the selection ratio to the silicon oxide which constitutes the insulator layer as substrate film can improve, and etching of the substrate film (insulator layer) can be controlled. Moreover, in over etching, since side etching of W system electric conduction material is controlled by addition of bromine content gas (or iodine content gas), a good anisotropy configuration can be acquired.

[8100]

[Embodiment of the Invention] <u>Drawing 1</u> -3 show the wiring forming method concerning 1 operation gestalt of this invention.

[0019] At the process of <u>drawing 1</u>, the gate dielectric film 12 which consists of silicon oxide by the oxidizing [ thermally ] method etc. is formed in the front face of the semi-conductor substrates 10, such as silicon. a gate-dielectric-film 12 top -- CVD (chemical vapor deposition) -- deposition formation of the Pori Si layer 14 and WSi two-layer 16 is carried out one by one by law etc. The Pori Si layer 14 and WSi two-layer 16 are for forming a gate electrode thru/or a wiring layer, and the Pori Si layer 14 is formed into low resistance by doping of a conductivity-type decision impurity.

[0020] On WSi two-layer 16, the resist layers 18a-18d are formed according to desired gate electrode and circuit pattern by well-known phot lithography processing. The resist layers 18a and 18b are arranged at big spacing in non-dense pattern space A, and arrange the resist layers 18b-18d at small spacing in dense pattern space B.

[0021] plasma etching which uses the mixed gas (Cl2/O2 gas) of Cl2 gas and O2 gas at the process of drawing 2 -- WSi two-layer -- just etching of 16 is carried out so that thickness may become the value of zero or its near in non-dense pattern space A. Etching at this time was performed using the ECR (electron cyclotron resonance) mold plasma etching system of drawing 4 as an example, and etching conditions were set to pressure:1mTorr microwave power:1000W high-frequency power:50W quantityof-gas-flow:Cl2/O2=50/10sccm.

[0022] WSi two-layer 16a-16d which has a pattern corresponding to the resist layers 18a-18b as a result of just etching, respectively remains. Moreover, in dense pattern space B, since an etch rate falls according to a RIElag phenomenon, while WSi two-layer 16e and comparatively thin 16f are between WSi two-layer 16b and 16c and WSi two-layer 16c, and 16d, it remains, respectively.

[0023] Then, plasma etching using HBr/Cl2/O2 gas which added HBr gas in Cl2/O2 gas performs over etching, and WSi two-layer 16e and 16f are removed. Etching at this time was performed using the etching system of drawing 4 as an example, and etching conditions were set to pressure: lmTorr microwave power:1000W high-frequency power:50W quantity-of-gas-

flow:HBr/Cl2/O2=8.5/21.5/20sccm.

[0024] In over etching, O2 flow-rate rate was made high for making high the selection ratio of WSi2 to Pori Si, and making easy WSi two-layer removal of 16e, 16f, etc. Thus, in Cl2 / O2 etching process that O2 flow-rate rate is high, W is set to WOCl4 with high vapor pressure, a WSi two-layer 16a-16d side attachment wall is etched (side etching), and a WSi two-layer 16a-16d anisotropy configuration is spoiled. So, it etches at the time of over etching, controlling side etching, adding HBr in Cl2/O2 gas, making low WOBr4 and low WBr5 of vapor pressure generate, and forming a protective coat in a WSi two-layer 16a-16d side attachment wall. Consequently, a WSi two-layer 16a-16d anisotropy configuration is secured. Moreover, since just etching and over etching are performed in the condition that the Pori Si layer 14 exists on gate dielectric film 12, gate dielectric film 12 is etched, or it is not exposed to an ion bombardment, and an etching damage is mitigated.

[0025] At the process of drawing 3, the Pori Si layer 14 is alternatively etched by plasma etching which uses HBr/Cl2/O2 gas by using the resist layers 18a-18d and WSi two-layer 16a-16d as a mask. This etching was performed using the etching system of drawing 4 as an example, and etching conditions were set to pressure:2mTorr microwave power:1000W high-frequency power:35W quantity-of-gasflow:HBr/Cl2/O2=100/5/5sccm. As other examples of etching conditions, what does not use the chlorine content gas of Cl2 grade is possible, and it can be referred to as microwave power:800-1500W, and quantity-of-gas-flow:HBr/O2=100/5sccm.

[0026] The Pori Si layers 14a-14d which have a pattern corresponding to the resist layers 18a-18d as a result of the selective etching of the Pori Si layer 14, respectively remain. At the time of Pori Si etching, since resultants, such as SiOx and SiBrx, control side etching of WSi two-layer 16a-16d and the Pori Si layers 14a-14d, a good anisotropy configuration can be given to laminatings, such as 16a / 14a and 16b / 14b and 16c / 16d [ 14c and ]/14d. Compared with WSi2, Pori Si has little RIElag and it tends to etch it. After Pori Si etching removes the resist layers 18a-18d by well-known ashing processing. WSi2/Pori Si laminatings, such as 16a/14a, are used as a gate electrode thru/or a wiring layer.

[0027] The artificer conducted various experiments on the high point which can be set up using the etching system of drawing 4 paying attention to the selection ratio of WSi [ on etching of WSi2 / Pori Si laminating (W polycide layer), and as opposed to Pori Si in plasma etching which uses C12/O2 gas ]2. [0028] The processing room 20 consists of plasma room 22a and reaction chamber 22b in the equipment of drawing 4. The sample base (electrode) 24 is established in the pars basilaris ossis occipitalis of reaction chamber 22b, and the processed wafer 26 is laid in the top face of the sample base 24. [0029] RF generator 28 is connected to the sample base 24, for example, the high-frequency power which is 13.56MHz is supplied to it. Reaction chamber 22b is connected to Exhauster VAC while

connecting with the source of gas supply which is not illustrated.

[0030] The 2.45GHz microwave MW is supplied to the upper part of plasma room 22a through the microwave installation aperture 30 from the microwave power source which is not illustrated. An aperture 30 usually consists of quartzes. The solenoid coil 32 is formed so that the upper part of the processing room 20 may be surrounded.

[0031] Etching of WSi2 and Pori Si is performed with the plasma of Cl2/O2 gas using the etching system of drawing 4, and the result of having investigated O2 flow-rate rate dependency of WSi2 / Pori Si selection ratio is shown in drawing 5. The 1st sample group containing nine samples which carried out deposition formation of the WSi two-layer through the silicon oxide film on the silicon substrate, and the 2nd sample group containing nine samples which carried out deposition formation of the Pori Si layer through the silicon oxide film on the silicon substrate were used for the experiment. The diameter of each silicon substrate was set to 200mm. It etched by inserting each sample as a processed wafer 26 into the etching system of drawing 4. Etching conditions were set to pressure: 1mTorr microwave power:1400W high-frequency power:50W quantity-of-gas-flow:Cl2+O2=50sccm.

[0032] About nine samples in the 1st sample group, O2 flow-rate rate was changed like 0, 10, 20, 22, 24, 26, 28, and 30 or 40%, and it asked for the etch rate of WSi2 for every sample. Line P shows the result in drawing 5. Moreover, about nine samples in the 2nd sample group, O2 flow-rate rate was changed like the case of the 1st sample group, and it asked for the etch rate of Pori Si for every sample. Line Q shows the result in drawing 5.

[0033] WSi2 / Pori Si selection ratio was computed by asking for the ratio of the etch rate of the etch rate / Pori Si of WSi2 for every sample with same O2 flow-rate rate by the 1st sample group and the 2nd sample group. Line R shows the result in drawing 5.

[0034] If the flow rate rate of O2 is made 30% or more according to the experimental result of <u>drawing 5</u>, it turns out that it becomes the process conditions into which only WSi2 is etched mostly. In the over etching of <u>drawing 2</u>, since the flow rate rate of O2 was made into 40%, WSi two-layer which remained to the narrow tooth space, such as 16e and 16f, is efficiently removable. Consequently, the pattern dependency of an etch rate based on the RIElag phenomenon of WSi2 is cancellable.

[0035] Drawing 6 shows the result of having investigated the HBr flow rate rate dependency of the amount of WSi2 side etching in plasma etching which uses HBr/Cl2/O2 gas. Four samples which formed the WSi2/Pori Si laminating (W polycide layer) through the silicon oxide film on the silicon substrate with a diameter of 200mm were used for the experiment. As shown in dense pattern space B of drawing 1, according to Rhine / tooth-space = 1.0 / 0.6-micrometer pattern, many resist layers were installed in each sample side by side. Thus, it etched by inserting each sample which prepared the resist layer as a processed wafer 26 into the etching system of drawing 4. Etching conditions were set to pressure: ImTorr microwave power: 1400W high-frequency power: 50W quantity-of-gas-flow: Cl2+HBr-20ccom and Cl2-20ccom. Here the Cl2 flow rate account to the side of the sample which prepared to the class of the class o

flow:Cl2+HBr=30sccm and O2=20sccm. Here, the O2 flow-rate percentage is 40% which becomes infinite [WSi2 / Pori Si selection ratio] by drawing 1.

[0036] About four samples, HBr was changed like 0, 10, and 20 or 30% among Cl2+HBr(s), and the amount S of side etching of WSi2 (micrometer) was calculated for every sample. The amount S of side etching can be calculated as width of face Wbot measured on the width-of-face Wtop-base measured by S= top face so that it might illustrate about WSi two-layer 16a to drawing 7. S< 0 expresses a forward tapered shape configuration, and S> 0 expresses a side etch configuration (back taper configuration), respectively.

[0037] According to the experimental result of <u>drawing 6</u>, it turns out that side etching serves as zero at 17% of HBr flow rate rates, and a perpendicular anisotropic etching configuration is acquired. However, by Rhine / tooth-space pattern, if it is made the conditions of 17% of HBr flow rate rates, although a perpendicular configuration is acquired, since a lot of resultants adhere to a side attachment wall, it will become a forward tapered shape configuration in isolated Rhine.

[0038] At the process of <u>drawing 2</u>, since it was made to perform just etching by plasma etching which uses Cl2/O2 gas, generating of the forward tapered shape configuration in isolated Rhine which happened in HBr/Cl2/O2 process can be prevented. Keeping high the selection ratio of WSi2 to Pori Si,

since it was made to perform over etching of WSi2 using HBr/Cl2 / O2 gas plasma-etching process of high O2 flow rate, etching removal only of WSi2 which remained to the narrow tooth space can be carried out, and, moreover, the addition effectiveness of HBr can protect side etching of WSi2. [0039] <u>Drawing 8</u> -10 show the wiring forming method concerning other operation gestalten of this invention.

[0040] At the process of <u>drawing 8</u>, 44 [ W-layer ] is formed for the front face of the semi-conductor substrates 40, such as silicon, by a spatter etc. on the insulator layers 42, such as wrap silicon oxide. And on 44, according to a desired circuit pattern, the resist layers 46a and 46b are made to approach mutually, and are formed W layers.

[0041] At the process of <u>drawing 9</u>, just etching is carried out so that W layers of thickness may become the value of zero or its near about 44 by plasma etching which uses Cl2/O2 gas in a resist non-existence region larger than spacing of the resist layers 46a and 46b. Etching at this time can be performed on the same conditions as just etching stated by <u>drawing 2</u>. While W layer 44a corresponding to the resist layers 46a and 46b and 44b are obtained as a result of just etching, respectively, between 44a and 44b, W layers thin W layer 44c remains according to a RIElag phenomenon.

[0042] Plasma etching using HBr/Cl2/O2 gas which added HBr in Cl2/O2 gas performs over etching, W layer 44c is removed, and W layers 44a and 44b are made to remain at the process of <u>drawing 10</u>. Etching at this time can be performed on the same conditions as the over etching stated by <u>drawing 2</u>. After over etching removes the resist layers 46a and 46b by ashing processing etc. W layers 44a and 44b are used as a wiring layer.

[0043] In drawing 9 and etching processing of 10, since Cl2/O2 gas is used as etching gas, the selection ratio of W to the silicon oxide which constitutes an insulator layer 42 improves. Therefore, increase of film decrease of an insulator layer 42 or a wiring level difference can be prevented. Moreover, in the over etching of drawing 10, since W layers of side etching of 44a and 44b are controlled by addition of HBr, configuration degradation (back taper configuration etc.) of W layers can be prevented.

[0044] As for the wiring forming method described above about drawing 8 -10, the W layers of the operation effectiveness same with having used WSi two-layer, having carried out and having described above are acquired instead of 44.

[0045] This invention is not limited to the above-mentioned operation gestalt, and can be carried out with various alteration gestalten. For example, the following modification is possible.
[0046] (1) As a W system electric conduction material layer, W and not only WSi2 but W alloy may be used. As tungsten silicide, not only a stoichiometry-thing but a nonstoichiometric thing may be used like

WSi2, and, generally it is usable in WSix.

[0047] (2) As bromine content gas, not only HBr but Br2, BBr3, CBr4, and SiBr4 grade may be used. What is necessary is just to set up the addition of the gas of Br2 grade so that it may become the case of HBr which the amount of Br atom which exists in the plasma showed with said operation gestalt, and an EQC. Moreover, the iodine content gas of HI, I2, BI3, CI4, and SiI4 grade may be used instead of bromine content gas. About gas, such as HBr or HI, or O2 gas, the optimum value of an addition is that (for example, it is dependent on the membrane formation approach, the processing conditions after membrane formation, membrane formation equipment, etc.) depending on the membraneous quality of the etched film, and adjusting for every etched film is desirable.

[0048] (3) When carrying out dry etching of the W system electric conduction material layer, antireflection films, such as TiN and TiON, may be beforehand prepared on W system electric conduction material layer. Moreover, WN layer etc. may be made to intervene between W system electric conduction material layer and the Pori Si layer.

[0049]

[Effect of the Invention] As mentioned above, since according to this invention bromine content gas (or iodine content gas) is added to this mixed gas, over etching of W system electric conduction material is performed and it was made to perform dry etching of the Pori Si monolayer after this after carrying out just etching of the W system electric conduction material layer by the dry etching which makes etching gas the mixed gas of chlorine-based gas and oxygen gas, an etching damage can be mitigated securing

an anisotropy configuration and the effectiveness that the yield improves is acquired. [0050] Moreover, since bromine content gas (or iodine content gas) is added to this mixed gas and it was made to perform over etching of W system electric conduction material after carrying out just etching of the W system electric conduction material layer by the dry etching which makes etching gas the mixed gas of chlorine content gas and oxygen gas, etching of a substrate insulator layer can be controlled securing an anisotropy configuration, and the effectiveness that the yield improves is acquired.

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

# TECHNICAL FIELD

[Field of the Invention] This invention relates to the approach of carrying out dry etching of the laminating which put W system electric conduction material layers, such as W (tungsten) and WSi2 (tungsten silicide), on the Pori Si (silicon) layer, or the monolayer of W system electric conduction material. By the dry etching which makes etching gas especially the mixed gas of Cl (chlorine) content gas and O2 (oxygen) gas After carrying out just etching of the W system electric conduction material layer, reservation of an anisotropy configuration and mitigation of an etching damage are enabled by adding Br (bromine) content gas or I (iodine) content gas to this mixed gas, and performing over etching.

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3. In the drawings, any words are not translated.

### PRIOR ART

[Description of the Prior Art] Conventionally, as a wiring forming method using the laminating (W polycide layer) which put WSi two-layer on the Pori Si layer, the approach as shown in <u>drawing 11</u> -13 is learned (for example, refer to JP,7-94469,A).

[0003] WSi [ after carrying out deposition formation of the Pori Si layer 3 and WSi two-layer 4 for the front face of a silicon substrate 1 one by one on wrap gate oxide 2 at the process of <u>drawing 11</u>] two-layer -- the resist layers 5a-5d are formed by phot lithography processing on 4. The resist layers 5a and 5b are arranged at big spacing in non-dense pattern space a, and arrange the resist layers 5b-5d at small spacing in dense pattern space b.

[0004] At the process of <u>drawing 12</u>, just etching is carried out so that thickness may become the value of zero or its near in non-dense pattern space a about the Pori Si layer 3 and the laminating of WSi two-layer 4 by plasma etching which uses F (fluorine) content gas (for example, S2F6 gas). Consequently, WSi two-layer 4a-4d which has a pattern corresponding to the resist layers 5a-5d, respectively remains. Moreover, in dense pattern space b, since an etch rate falls according to the so-called RIElag phenomenon (or micro loading effect), compared with etched section 3e of the Pori Si layer 3 in non-dense pattern space a, 3f of etched sections of the Pori Si layer 3 remains thickly.

[0005] At the process of <u>drawing 13</u>, plasma etching which uses the mixed gas of Br content gas (for example, HBr gas) and O2 gas performs over etching, and the etched sections in the Pori Si layer 3, such as 3e and 3f, are removed. Plasma etching using the mixed gas of Br system gas, such as HBr, and O2 gas has the high selectivity of the Pori Si layer 3 to gate oxide 2. The Pori Si layers 3a-3d which have a pattern corresponding to the resist layers 5a-5d as a result of over etching, respectively remain. Since the resultant adhering to a pattern side attachment wall controls side etching of WSi two-layer 4a-4d and the Pori Si layers 3a-3d at the time of over etching, an anisotropy configuration can be given to laminatings, such as 4a/3a and 4b/3b and 4c/4d [3c and]/3d. After over etching removes the resist layers 5a-5d. Laminatings, such as 4a/3a, are used as a gate electrode thru/or a wiring layer.

[0006] Conventionally, as a wiring forming method using W layers, the approach as shown in <u>drawing</u> 14-16 is proposed.

[0007] At the process of <u>drawing 14</u>, 8 [W-layer] is formed for the front face of the semi-conductor substrates 6, such as silicon, on the insulator layers 7, such as wrap silicon oxide. And W layers, on 8, the resist layers 9a and 9b are made to approach mutually, and are formed.

[0008] At the process of <u>drawing 15</u>, just etching is carried out so that W layers of thickness may become the value of zero or its near about 8 by plasma etching which uses SF6 as F content gas in a resist non-existence region larger than spacing between resist layer 9a and 9b. Consequently, while W layer 8a corresponding to the resist layers 9a and 9b and 8b remain, respectively, between 8a and 8b, W layers thin W layer 8c remains according to a RIElag phenomenon.

[0009] It continues at the process of <u>drawing 15</u>, the same plasma etching as the process of <u>drawing 15</u> performs over etching, W layer 8c is removed, and W layers 8a and 8b are made to remain at the process of <u>drawing 16</u>. Then, the resist layers 9a and 9b are removed. W layers 8a and 8b are used as a wiring layer.

[0010] In order to perform anisotropic etching, in <u>drawing 15</u> and the plasma-etching process by SF6 of 16, it is necessary to make high energy of the ion which carries out incidence to a substrate, or to make temperature of a substrate low. Moreover, the method of controlling side etching with a resultant and securing an anisotropy configuration is also proposed. For example, controlling side etching by WN which is a resultant is shown to JP,7-147271,A by by etching W layers into SF6 with the plasma of the gas which added N2 and NH3. The approach of etching W layers also into JP,10-326774,A with the plasma of the gas which added CHF3 and N2 in SF6 is shown. The bottom of W layers is covered with the film of Ti or Ti compound, and controlling side etching by the titanium fluoride of low vapor pressure generated at the reaction of F and Ti which are etching active species is shown in JP,7-169744,A.

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

# EFFECT OF THE INVENTION

[Effect of the Invention] As mentioned above, since according to this invention bromine content gas (or iodine content gas) is added to this mixed gas, over etching of W system electric conduction material is performed and it was made to perform dry etching of the Pori Si monolayer after this after carrying out just etching of the W system electric conduction material layer by the dry etching which makes etching gas the mixed gas of chlorine-based gas and oxygen gas, an etching damage can be mitigated securing an anisotropy configuration and the effectiveness that the yield improves is acquired.

[0050] Moreover, since bromine content gas (or iodine content gas) is added to this mixed gas and it was made to perform over etching of W system electric conduction material after carrying out just etching of the W system electric conduction material layer by the dry etching which makes etching gas the mixed gas of chlorine content gas and oxygen gas, etching of a substrate insulator layer can be controlled securing an anisotropy configuration, and the effectiveness that the yield improves is acquired.

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

# TECHNICAL PROBLEM

[Problem(s) to be Solved by the Invention] According to the approach of <u>drawing 11</u> -13, it is easy to produce an etching damage on a substrate. That is, at the over etching process of <u>drawing 13</u>, although the selection ratio of the Pori Si layer 3 to gate oxide 2 is high as mentioned above, since it etches with the plasma of fluorine system gas, the selection ratio of the Pori Si layer 3 to gate oxide 2 is low, and gate oxide 2 may be etched by the just-etching process of <u>drawing 12</u>. Before the thickness of the Pori Si layer 3 becomes zero, it is necessary to make production control severe, in order to prevent this so that just etching may be stopped. Moreover, since the gate section containing gate dielectric film 2 is exposed to the plasma at the time of just etching of <u>drawing 12</u>, and the over etching of <u>drawing 13</u>, it tends to receive the damage by the ion bombardment.

[0012] On the other hand, since it etches with the plasma of fluorine system gas according to the approach of <u>drawing 14</u>-16, the selection ratio of W to the silicon oxide which constitutes an insulator layer 7 is low, and as shown in <u>drawing 16</u>, W layers of insulator layers 7 are etched in the side of 8a and 8b in the case of over etching. For this reason, there is un-arranging [ to which a wiring level difference becomes large ].

[0013] The purpose of this invention is to offer the new dry etching approach which can mitigate an etching damage, securing an anisotropy configuration.

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3. In the drawings, any words are not translated.

#### **MEANS**

[Means for Solving the Problem] The 1st dry etching approach concerning this invention The process which forms the laminating which put the tungsten system electric conduction material layer for the substrate on the polish recon layer on the wrap insulator layer, The process which two or more resist layers are made to approach mutually, and forms them on said tungsten system electric conduction material layer, By the dry etching which makes etching gas the mixed gas of chlorine content gas and oxygen gas, and uses said two or more resist layers as a mask The process which etches said tungsten system electric conduction material layer so that the thickness may become the value of zero or its near in a resist non-existence region larger than spacing between said two or more resist layers, By the dry etching which makes etching gas the mixed gas which contains bromine content gas or iodine content gas, and oxygen gas at least, and uses said two or more resist layers as a mask The process which forms two or more tungsten system electric conduction material layers which have a pattern corresponding to said two or more resist layers, respectively by removing the tungsten system electric conduction material between said two or more resist layers, controlling side etching of said tungsten system electric conduction material layer with a resultant, By the dry etching which makes etching gas the mixed gas of bromine content gas or iodine content gas, chlorine content gas, and oxygen gas, and uses said two or more resist layers and said two or more tungsten system electric conduction material layers as a mask The process which forms two or more polish recon layers which have a pattern corresponding to said two or more resist layers, respectively is included by removing said polish recon layer alternatively. [0015] According to the 1st dry etching approach, after carrying out just etching of the W system electric conduction material layer of W and WSi2 grade by the dry etching which makes etching gas the mixed gas of the chlorine content gas of Cl2 grade, and O2 gas, bromine content gas (or iodine content gas), such as HBr, is added to this mixed gas, over etching of W system electric conduction material is performed, and dry etching of the Pori Si monolayer is performed after this. In over etching, by setting up the flow rate rate of O2 gas highly, the selection ratio of W system electric conduction material to Pori Si can be made high, and it becomes possible to remove W system electric conduction material alternatively. Moreover, it can etch in over etching, securing an anisotropy configuration about W system electric conduction material by setting the flow rate rate of bromine content gas (or iodine content gas) as a predetermined value. Furthermore, since just etching and over etching are performed in the condition that the Pori Si layer exists on the insulator layer as substrate film, the substrate film (insulator layer) is etched, or they are not exposed to an ion bombardment, and become mitigable [ an etching damage ].

[0016] The process at which the 2nd etching approach concerning this invention forms a tungsten system electric conduction material layer for a substrate on a wrap insulator layer, The process which two or more resist layers are made to approach mutually, and forms them on said tungsten system electric conduction material layer, By the dry etching which makes etching gas the mixed gas of chlorine content gas and oxygen gas, and uses said two or more resist layers as a mask The process which etches said tungsten system electric conduction material layer so that the thickness may become the value of zero or its near in a resist non-existence region larger than spacing between said two or

more resist layers, By the dry etching which makes etching gas the mixed gas of bromine content gas or iodine content gas, chlorine content gas, and oxygen gas, and uses said two or more resist layers as a mask By removing the tungsten system electric conduction material between said two or more resist layers, controlling side etching of said tungsten system electric conduction material layer with a resultant The process which forms two or more tungsten system electric conduction material layers which have a pattern corresponding to said two or more resist layers, respectively is included. [0017] According to the 2nd dry etching approach, after carrying out just etching of the W system electric conduction material layer of W and WSi2 grade by the dry etching which makes etching gas the mixed gas of the chlorine content gas of Cl2 grade, and O2 gas, bromine content gas (or iodine content gas), such as HBr, is added to this mixed gas, and over etching of W system electric conduction material is performed. Also in any of just etching and over etching, since the mixed gas of chlorine content gas and O2 gas is used as etching gas, the selection ratio to the silicon oxide which constitutes the insulator layer as substrate film can improve, and etching of the substrate film (insulator layer) can be controlled. Moreover, in over etching, since side etching of W system electric conduction material is controlled by addition of bromine content gas (or iodine content gas), a good anisotropy configuration can be acquired.

[0018]

[Embodiment of the Invention] <u>Drawing 1</u> -3 show the wiring forming method concerning 1 operation gestalt of this invention.

[0019] At the process of drawing 1, the gate dielectric film 12 which consists of silicon oxide by the oxidizing [ thermally ] method etc. is formed in the front face of the semi-conductor substrates 10, such as silicon a gate-dielectric-film 12 top -- CVD (chemical vapor deposition) -- deposition formation of the Pori Si layer 14 and WSi two-layer 16 is carried out one by one by law etc. The Pori Si layer 14 and WSi two-layer 16 are for forming a gate electrode thru/or a wiring layer, and the Pori Si layer 14 is formed into low resistance by doping of a conductivity-type decision impurity.

[0020] On WSi two-layer 16, the resist layers 18a-18d are formed according to desired gate electrode and circuit pattern by well-known phot lithography processing. The resist layers 18a and 18b are arranged at big spacing in non-dense pattern space A, and arrange the resist layers 18b-18d at small spacing in dense pattern space B.

[0021] plasma etching which uses the mixed gas (Cl2/O2 gas) of Cl2 gas and O2 gas at the process of drawing 2 -- WSi two-layer -- just etching of 16 is carried out so that thickness may become the value of zero or its near in non-dense pattern space A. Etching at this time was performed using the ECR (electron cyclotron resonance) mold plasma etching system of drawing 4 as an example, and etching conditions were set to pressure: 1mTorr microwave power: 1000W high-frequency power: 50W quantityof-gas-flow:Cl2/O2=50/10sccm.

[0022] WSi two-layer 16a-16d which has a pattern corresponding to the resist layers 18a-18b as a result of just etching, respectively remains. Moreover, in dense pattern space B, since an etch rate falls according to a RIElag phenomenon, while WSi two-layer 16e and comparatively thin 16f are between WSi two-layer 16b and 16c and WSi two-layer 16c, and 16d, it remains, respectively.

[0023] Then, plasma etching using HBr/Cl2/O2 gas which added HBr gas in Cl2/O2 gas performs over etching, and WSi two-layer 16e and 16f are removed. Etching at this time was performed using the etching system of drawing 4 as an example, and etching conditions were set to pressure: lmTorr microwave power:1000W high-frequency power:50W quantity-of-gasflow:HBr/Cl2/O2=8.5/21.5/20sccm.

[0024] In over etching, O2 flow-rate rate was made high for making high the selection ratio of WSi2 to Pori Si, and making easy WSi two-layer removal of 16e, 16f, etc. Thus, in Cl2 / O2 etching process that O2 flow-rate rate is high, W is set to WOCl4 with high vapor pressure, a WSi two-layer 16a-16d side attachment wall is etched (side etching), and a WSi two-layer 16a-16d anisotropy configuration is spoiled. So, it etches at the time of over etching, controlling side etching, adding HBr in Cl2/O2 gas, making low WOBr4 and low WBr5 of vapor pressure generate, and forming a protective coat in a WSi two-layer 16a-16d side attachment wall. Consequently, a WSi two-layer 16a-16d anisotropy

configuration is secured. Moreover, since just etching and over etching are performed in the condition that the Pori Si layer 14 exists on gate dielectric film 12, gate dielectric film 12 is etched, or it is not exposed to an ion bombardment, and an etching damage is mitigated.

[0025] At the process of <u>drawing 3</u>, the Pori Si layer 14 is alternatively etched by plasma etching which uses HBr/Cl2/O2 gas by using the resist layers 18a-18d and WSi two-layer 16a-16d as a mask. This etching was performed using the etching system of <u>drawing 4</u> as an example, and etching conditions were set to pressure:2mTorr microwave power:1000W high-frequency power:35W quantity-of-gas-flow:HBr/Cl2/O2=100/5/5sccm. As other examples of etching conditions, what does not use the chlorine content gas of Cl2 grade is possible, and it can be referred to as microwave power:800-1500W, and quantity-of-gas-flow:HBr/O2=100/5sccm.

[0026] The Pori Si layers 14a-14d which have a pattern corresponding to the resist layers 18a-18d as a result of the selective etching of the Pori Si layer 14, respectively remain. At the time of Pori Si etching, since resultants, such as SiOx and SiBrx, control side etching of WSi two-layer 16a-16d and the Pori Si layers 14a-14d, a good anisotropy configuration can be given to laminatings, such as 16a / 14a and 16b / 14b and 16c / 16d [ 14c and ]/14d. Compared with WSi2, Pori Si has little RIElag and it tends to etch it. After Pori Si etching removes the resist layers 18a-18d by well-known ashing processing. WSi2/Pori Si laminatings, such as 16a/14a, are used as a gate electrode thru/or a wiring layer.

[0027] The artificer conducted various experiments on the high point which can be set up using the etching system of drawing 4 paying attention to the selection ratio of WSi [ on etching of WSi2 / Pori Si laminating (W polycide layer), and as opposed to Pori Si in plasma etching which uses Cl2/O2 gas ]2. [0028] The processing room 20 consists of plasma room 22a and reaction chamber 22b in the equipment of drawing 4. The sample base (electrode) 24 is established in the pars basilaris ossis occipitalis of reaction chamber 22b, and the processed wafer 26 is laid in the top face of the sample base 24. [0029] RF generator 28 is connected to the sample base 24, for example, the high-frequency power which is 13.56MHz is supplied to it. Reaction chamber 22b is connected to Exhauster VAC while connecting with the source of gas supply which is not illustrated.

[0030] The 2.45GHz microwave MW is supplied to the upper part of plasma room 22a through the microwave installation aperture 30 from the microwave power source which is not illustrated. An aperture 30 usually consists of quartzes. The solenoid coil 32 is formed so that the upper part of the processing room 20 may be surrounded.

[0031] Etching of WSi2 and Pori Si is performed with the plasma of Cl2/O2 gas using the etching system of drawing 4, and the result of having investigated O2 flow-rate rate dependency of WSi2 / Pori Si selection ratio is shown in drawing 5. The 1st sample group containing nine samples which carried out deposition formation of the WSi two-layer through the silicon oxide film on the silicon substrate, and the 2nd sample group containing nine samples which carried out deposition formation of the Pori Si layer through the silicon oxide film on the silicon substrate were used for the experiment. The diameter of each silicon substrate was set to 200mm. It etched by inserting each sample as a processed wafer 26 into the etching system of drawing 4. Etching conditions were set to pressure: 1mTorr microwave power: 1400W high-frequency power: 50W quantity-of-gas-flow: Cl2+O2=50sccm.

[0032] About nine samples in the 1st sample group, O2 flow-rate rate was changed like 0, 10, 20, 22, 24, 26, 28, and 30 or 40%, and it asked for the etch rate of WSi2 for every sample. Line P shows the result in drawing 5. Moreover, about nine samples in the 2nd sample group, O2 flow-rate rate was changed like the case of the 1st sample group, and it asked for the etch rate of Pori Si for every sample. Line Q shows the result in drawing 5.

[0033] WSi2 / Pori Si selection ratio was computed by asking for the ratio of the etch rate of the etch rate / Pori Si of WSi2 for every sample with same O2 flow-rate rate by the 1st sample group and the 2nd sample group. Line R shows the result in drawing 5.

[0034] If the flow rate rate of O2 is made 30% or more according to the experimental result of <u>drawing 5</u>, it turns out that it becomes the process conditions into which only WSi2 is etched mostly. In the over etching of <u>drawing 2</u>, since the flow rate rate of O2 was made into 40%, WSi two-layer which remained to the narrow tooth space, such as 16e and 16f, is efficiently removable. Consequently, the pattern

dependency of an etch rate based on the RIElag phenomenon of WSi2 is cancellable. [0035] <u>Drawing 6</u> shows the result of having investigated the HBr flow rate rate dependency of the amount of WSi2 side etching in plasma etching which uses HBr/Cl2/O2 gas. Four samples which formed the WSi2/Pori Si laminating (W polycide layer) through the silicon oxide film on the silicon substrate with a diameter of 200mm were used for the experiment. As shown in dense pattern space B of <u>drawing 1</u>, according to Rhine / tooth-space = 1.0 / 0.6-micrometer pattern, many resist layers were installed in each sample side by side. Thus, it etched by inserting each sample which prepared the resist layer as a processed wafer 26 into the etching system of <u>drawing 4</u>. Etching conditions were set to pressure: 1mTorr microwave power:1400W high-frequency power:50W quantity-of-gas-flow:Cl2+HBr=30sccm and O2=20sccm. Here, the O2 flow-rate percentage is 40% which becomes infinite [WSi2/Pori Si selection ratio] by <u>drawing 1</u>.

[0036] About four samples, HBr was changed like 0, 10, and 20 or 30% among Cl2+HBr(s), and the amount S of side etching of WSi2 (micrometer) was calculated for every sample. The amount S of side etching can be calculated as width of face Wbot measured on the width-of-face Wtop-base measured by S= top face so that it might illustrate about WSi two-layer 16a to drawing 7. S<0 expresses a forward tapered shape configuration, and S>0 expresses a side etch configuration (back taper configuration), respectively.

[0037] According to the experimental result of <u>drawing 6</u>, it turns out that side etching serves as zero at 17% of HBr flow rate rates, and a perpendicular anisotropic etching configuration is acquired. However, by Rhine / tooth-space pattern, if it is made the conditions of 17% of HBr flow rate rates, although a perpendicular configuration is acquired, since a lot of resultants adhere to a side attachment wall, it will become a forward tapered shape configuration in isolated Rhine.

[0038] At the process of <u>drawing 2</u>, since it was made to perform just etching by plasma etching which uses Cl2/O2 gas, generating of the forward tapered shape configuration in isolated Rhine which happened in HBr/Cl2/O2 process can be prevented. Keeping high the selection ratio of WSi2 to Pori Si, since it was made to perform over etching of WSi2 using HBr/Cl2 / O2 gas plasma-etching process of high O2 flow rate, etching removal only of WSi2 which remained to the narrow tooth space can be carried out, and, moreover, the addition effectiveness of HBr can protect side etching of WSi2. [0039] <u>Drawing 8</u>-10 show the wiring forming method concerning other operation gestalten of this invention.

[0040] At the process of <u>drawing 8</u>, 44 [ W-layer ] is formed for the front face of the semi-conductor substrates 40, such as silicon, by a spatter etc. on the insulator layers 42, such as wrap silicon oxide. And on 44, according to a desired circuit pattern, the resist layers 46a and 46b are made to approach mutually, and are formed W layers.

[0041] At the process of <u>drawing 9</u>, just etching is carried out so that W layers of thickness may become the value of zero or its near about 44 by plasma etching which uses Cl2/O2 gas in a resist non-existence region larger than spacing of the resist layers 46a and 46b. Etching at this time can be performed on the same conditions as just etching stated by <u>drawing 2</u>. While W layer 44a corresponding to the resist layers 46a and 46b and 44b are obtained as a result of just etching, respectively, between 44a and 44b, W layers thin W layer 44c remains according to a RIElag phenomenon.

[0042] Plasma etching using HBr/Cl2/O2 gas which added HBr in Cl2/O2 gas performs over etching, W layer 44c is removed, and W layers 44a and 44b are made to remain at the process of <u>drawing 10</u>. Etching at this time can be performed on the same conditions as the over etching stated by <u>drawing 2</u>. After over etching removes the resist layers 46a and 46b by ashing processing etc. W layers 44a and 44b are used as a wiring layer.

[0043] In <u>drawing 9</u> and etching processing of 10, since Cl2/O2 gas is used as etching gas, the selection ratio of W to the silicon oxide which constitutes an insulator layer 42 improves. Therefore, increase of film decrease of an insulator layer 42 or a wiring level difference can be prevented. Moreover, in the over etching of <u>drawing 10</u>, since W layers of side etching of 44a and 44b are controlled by addition of HBr, configuration degradation (back taper configuration etc.) of W layers can be prevented. [0044] As for the wiring forming method described above about <u>drawing 8</u> -10, the W layers of the

operation effectiveness same with having used WSi two-layer, having carried out and having described above are acquired instead of 44.

[0045] This invention is not limited to the above-mentioned operation gestalt, and can be carried out with various alteration gestalten. For example, the following modification is possible.

[0046] (1) As a W system electric conduction material layer, W and not only WSi2 but W alloy may be used. As tungsten silicide, not only a stoichiometry-thing but a nonstoichiometric thing may be used like WSi2, and, generally it is usable in WSix.

[0047] (2) As bromine content gas, not only HBr but Br2, BBr3, CBr4, and SiBr4 grade may be used. What is necessary is just to set up the addition of the gas of Br2 grade so that it may become the case of HBr which the amount of Br atom which exists in the plasma showed with said operation gestalt, and an EQC. Moreover, the iodine content gas of HI, I2, BI3, CI4, and SiI4 grade may be used instead of bromine content gas. About gas, such as HBr or HI, or O2 gas, the optimum value of an addition is that (for example, it is dependent on the membrane formation approach, the processing conditions after membrane formation, membrane formation equipment, etc.) depending on the membraneous quality of the etched film, and adjusting for every etched film is desirable.

[0048] (3) When carrying out dry etching of the W system electric conduction material layer, antireflection films, such as TiN and TiON, may be beforehand prepared on W system electric conduction material layer. Moreover, WN layer etc. may be made to intervene between W system electric conduction material layer and the Pori Si layer.

JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
- 3.In the drawings, any words are not translated.

# DESCRIPTION OF DRAWINGS

[Brief Description of the Drawings]

[Drawing 1] It is the substrate sectional view showing the resist layer formation process in the wiring forming method concerning 1 operation gestalt of this invention.

[Drawing 2] It is the substrate sectional view showing WSi two-layer the just-etching process and over etching process following the process of drawing 1.

[Drawing 3] It is the substrate sectional view showing the Pori Si layer etching process and resist layer removal process following the process of drawing 2.

[Drawing 4] It is the sectional view showing the plasma etching system used for implementation of this invention.

[Drawing 5] It is the graph which shows O2 flow-rate rate dependency of the selection ratio (WSi2/Pori Si) in plasma etching using Cl2/O2 gas.

[Drawing 6] It is the graph which shows the HBr flow rate rate dependency of the amount of WSi2 side etching in plasma etching using HBr/Cl2/O2 gas.

[Drawing 7] It is the sectional view showing the WSi two-layer side etching situation in WSi2/Pori Si laminating etching.

[Drawing 8] It is the substrate sectional view showing the resist layer formation process in the wiring forming method concerning other operation gestalten of this invention.

[Drawing 9] It is the substrate sectional view showing the just-etching process of W layers following the process of drawing 8.

Drawing 10] It is the substrate sectional view showing the over etching process following the process of drawing 9.

[Drawing 11] It is the substrate sectional view showing the resist layer formation process in an example of the conventional wiring forming method.

[Drawing 12] It is the substrate sectional view showing the just-etching process of WSi2 / Pori Si laminating following the process of drawing 11.

[Drawing 13] It is the substrate sectional view showing the over etching process and resist layer removal process following the process of drawing 12.

[Drawing 14] It is the substrate sectional view showing the resist layer formation process in other examples of the conventional wiring forming method.

[Drawing 15] It is the substrate sectional view showing the just-etching process of W layers following the process of drawing 14.

[Drawing 16] It is the substrate sectional view showing the over etching process following the process of drawing 15.


[Description of Notations]


10, 40 semi-conductor substrate, 12, 42 insulator layer, 14, the Pori Si layer, 16 WSi two-layer, 18a-18d, 46a, 46b: A resist layer, 44:W layers.


JPO and NCIPI are not responsible for any damages caused by the use of this translation.

- 1. This document has been translated by computer. So the translation may not reflect the original precisely.
- 2.\*\*\*\* shows the word which can not be translated.
  3.In the drawings, any words are not translated.


# **DRAWINGS**









[Drawing 6]










P= -+-:WSIsのエッチング速度


Q= 一口一:ポリSiのエッチング速度


R= ----: 選択:











[Drawing 12]

